In present work, improved designs for voltage controlled ring oscillators (VCO) 
Introduction
The Phase locked loops (PLL) are widely used circuit component in data transmission systems and have extensive applications in data modulation, demodulation and mobile communication. Voltage control oscillators (VCO) are the critical and necessary building blocks of these PLL systems. Two widely used VCOs types are LC tank based and CMOS ring circuits. Combination of inductor and capacitor consumes large layout area in LC tank based oscillators [1] [2] [3] . CMOS ring based oscillators have advantages due to ease of controlling the output frequency and no requirement for on chip inductors [4, 5] . CMOS based ring oscillators are easier to integrate and also gives wide tuning range. Due to flexibility of on chip integration, CMOS based ring oscillators have become essential building blocks in various battery operated mobile communication systems. Rising requirement of portable devices like cellular phones, notebooks, personal communication devices have aggressively enhanced attention for power saving in these devices. Power consumption in very large scale integration (VLSI) systems includes dynamic, static power and leakage power consumption. Dynamic power consumption results from switching of load capacitance between two different voltages and dependent on frequency of operation. Static power is contributed by direct path short circuits currents between supply (V dd ) and ground (V ss ) and it is dependent on leakage currents components [6, 7] . VCOs being the major components in PLL system and is responsible for most of the power consumption. Some draw back of ring based oscillators includes large power consumption, phase noise and the limit of highest achievable frequency. In modern VCOs design power consumption and output frequency range are significant performance metrics [8] [9] [10] [11] [12] [13] . A ring oscillator consist of delay stages, with output of last stage fed back to input of first stage. A VCO block diagram with single ended N-delay stages is shown in Figure 1 .
The ring must provide a phase shift of 2π and unity voltage gain for oscillation occurrence. Each delay cell also gives a phase shift of π/N, where N is number of delay stages. The remaining π phase shift is provided by dc inversion using the inverter delay cells. [9, 14] . Delay stages are the basic building blocks in any VCO design and improved design of these delay cells will improve the overall performances of VCO. Various types of delay cells have been reported for VCO design including multiple-feed-back loops, dual-delay paths and single ended delays. These delay cells have been implemented by various approaches like simple inverter stage, latches, cross coupled cells etc. [15] [16] [17] [18] .
In present work modified VCOs circuits with three transistor XNOR/XOR delay cells have been presented with reduced the power consumption and wide output frequency range. The paper is organized as follows: In Section 2 three & five stages XNOR/XOR based ring VCOs have been presented. In Section 3 results for the three proposed VCOs have been obtained and comparisons with earlier reported structures have been made. Finally, in Section 4 conclusions have been drawn.
System Description
The frequency of single ended ring VCO is dependent on the delay provided by the each delay cell. In the proposed designs new delay cells based on three transistor XNOR/XOR gates have been used. Inverter operation has been implemented by XNOR/XOR gates. Direct path between V dd and ground has been eliminated in proposed delay cells, due to which leakage power is reduced and the designs are power efficient. The circuits have been designed in 0.18 μm CMOS technology with supply voltage of 1.8 V. Supply voltage/control voltage has been varied from 1.8 to 1.2 V for obtaining the output frequency at different supply voltages.
First proposed delay cell is shown in Figure 2 . XNOR delay stage is made up of two NMOS transistors and one PMOS transistor. Out of two input terminal of XNOR gate, one is connected to ground and signal is applied to other terminal. This circuits works as inverter without having direct path between V dd and ground with saving in power consumption. A small capacitance of 0.01 pf at output of each delay cell has been included. The gate 3(a) and (b) . Figure 4 shows proposed XOR delay cell, which consist of two PMOS transistors (P1 & P2) and one NMOS transistor (N1). One input terminal of XOR gate is connected to control voltage (V c ) and signal is applied to other terminal so that circuit works as an inverter. The gate length of all three transistors has been taken as 0. Figures 6(a) and (b) shows frequency and power consumption variation for three and five stages XNOR based ring VCOs. Figures 8(a) and (b) shows frequency and power consumption variation for three and five stages XOR based ring VCOs. Figure 9 shows output waveform for three & five stages XOR based VCO at supply voltage of 1.8 V. In reported circuits, power consumption is increasing with increase in number of delay stages whereas output frequency is showing downward trend. Number of stages may be decreased or increased depending upon the application, requirement for frequency range and power consumption. A comparison with earlier reported circuits in terms of power consumption and output frequency range is given in Table 3 . Proposed circuits' shows better (a) 
